/ 100 Figure 1 112a 102 / 110 112b 108 116 **COP** Interface Execution COP interface coprocessor Core В interface signals 114 Α 106 Execution Cache System Unit В 104 **Bus Interface** system bus

1/0

Memory

120

118

124

other devices

122 г





Figure 3



400

Figure 4




Figure 5

Instruction Transfer-Multiple Issue Groups

/ 500




Figure 6
Instruction Transfer-COProcessor Busy






Figure 7



800

Figure 8



+

Figure 9

900

From COProcessor Data Transfer




Figure 10

COProcessor Condition Code Check / GPR / exception Found / Instruction Commit






Figure 11




Figure 12

Exception Found

Clock

CP_ir_m[31:0]

CP_excfs_m

CP_excfs_m

CP_exccode_m[4:0]

Exception Found

A B C

C 7 8 9

C 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 7 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C 8 9

C

1200

4

Figure 13

